

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILIN | G DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------------|-----------|------------|----------------------|---------------------|------------------|
| 10/771,085 02/03/2004 | | 03/2004 | Chad A. Cobbley | MICS:0078-3 | 1967 |
| 7. | 590 | 03/17/2005 | | EXAMINER | |
| Michael G. Fl | etcher | | BLUM, DAVID S | | |
| Fletcher Yoder | | | | | |
| P.O. Box 6922 | 89 | | ART UNIT | PAPER NUMBER | |
| Houston, TX | 77269-228 | 39 | 2813 | | |

DATE MAILED: 03/17/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

21

| | | Application No. | Applicant(s) | | | | |
|---|---|---|--|--|--|--|--|
| | | 10/771,085 | COBBLEY ET AL. | | | | |
| | Office Action Summary | Examiner | Art Unit | | | | |
| | | David S. Blum | 2813 | | | | |
| Period fo | The MAILING DATE of this communication ap or Reply | pears on the cover sheet with the c | orrespondence address | | | | |
| THE - External after - If the - If NO - Failur | ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailined patent term adjustment. See 37 CFR 1.704(b). | I36(a). In no event, however, may a reply be timely within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE | nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133). | | | | |
| Status | | | | | | | |
| 1)⊠ | Responsive to communication(s) filed on 13 E | <u> ecember 2004</u> . | | | | | |
| 2a) <u></u> □ | This action is FINAL . 2b)⊠ This | s action is non-final. | | | | | |
| 3) | Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. | | | | | | |
| Dispositi | on of Claims | | | | | | |
| 4)⊠ 5)□ 6)⊠ 7)⊠ | Claim(s) <u>1-20</u> is/are pending in the application 4a) Of the above claim(s) is/are withdra Claim(s) is/are allowed. Claim(s) <u>1 and 8-20</u> is/are rejected. Claim(s) <u>2-7</u> is/are objected to. Claim(s) <u>1-20</u> are subject to restriction and/or | wn from consideration. | | | | | |
| Applicati | on Papers | | | | | | |
| 10)⊠ | The specification is objected to by the Examine The drawing(s) filed on <u>03 February 2004</u> is/ar Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Example 1 | e: a)⊠ accepted or b)⊡ objected drawing(s) be held in abeyance. See tion is required if the drawing(s) is obj | e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d). | | | | |
| Priority u | ınder 35 U.S.C. § 119 | | | | | | |
| 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some color None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. | | | | | | | |
| Attachmen | • • | _ | | | | | |
| | e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) | 4) Interview Summary Paper No(s)/Mail Da | | | | | |
| 3) 🔲 Inform | e of Drattsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date | | atent Application (PTO-152) | | | | |

Art Unit: 2813

This action is in response to the response filed 12/13/04.

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1, 9-11, 15, 18, and 20 are rejected under 35 U.S.C. 102(e) as being anticipated by Blackshear (US006774475B2).

Blackshear teaches all of the positive steps of claims 1, 9-11, 15, 18, and 20 in that a stack of at least two semiconductor die are formed (column 4 lines 8-9), and the stack is tested prior to mounting on a packaging substrate (claim 14).

Regarding claim 9, Blackshear tests for defective chips (column 4 lines 10-11), thus functionally testing.

Regarding claim 10, Blackshear tests for data pins (column 4 lines 37-39), thus environmentally testing.

Regarding claim 11, as the stack is tested prior to mounting on a packaging substrate (claim 14) it must be attached to a package substrate. electrically connecting the stack is coupling.

Regarding claim 15, the packaging substrate comprises a wafer (120, substrate is a wafer).

Regarding claim 18, the tested stack package forms an integrated circuit (IC) package (column 1 line 49).

Regarding claim 20, the stacked die comprises a memory die (column 1 lines 22-23).

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claim 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over Blackshear (US006774475B2) in view of Huang (US 6753206).

Blackshear teaches all of the positive steps of claim 17 as recited above, except for the stack comprising a shingle stack. Huang teaches a conventional stack (conventional art)

Application/Control Number: 10/771,085

Art Unit: 2813

and a shingle stack (figures 2 and 5) with the advantage of being able to package chips of various sizes (column 2 lines 45-47). Further, it is noted that the instant application teaches both conventional stacking and shingle stacking (page 4 of the instant specification) as alternatives with no criticality taught between the two alternate stacking structures.

Note that the specification contains no disclosure of either the critical nature of the claimed dimensions or of any unexpected results arising there from. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in the claim, the Applicant must show that the chosen dimensions are critical. In re

Woodruff, 919 F.2d 1515, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

It would be obvious to one skilled in the requisite art at the time of the invention to modify Blackshear by utilizing a shingle stack structure as taught by Huang to have the advantage of being able to package chips of various sizes (column 2 lines 45-47).

5. Claims 8, 12-13, 16, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jiang (US 6,343,019) in view of Blackshear (US006774475B2) and Pai (US 6503776).

Jiang teaches all of the positive steps of claims 8, 12-13, 16-17, and 19 as recited above, except for testing the stack prior to mounting on a packaging substrate and that a stack may be three or more chips.

Blackshear teaches a stack of at least two semiconductor die are formed (column 4 lines 8-9), and the stack is tested prior to mounting on a packaging substrate (claim 14). The pre-testing is done to reduce rework or discard of packages (column 4 lines 10-15).

Page 5

Regarding claim 8 Jiang teaches stacking two semiconductor die, but also "the present invention can be applied to other geometry die and die arrangements". This is suggestive of three or more die in the stack. Pai teaches a die stack comprising three (110, 160, and 130) die. Pai teaches multi-chip modules help minimize the system operational speed restrictions imposed by long printed circuits (column 1 lines 16-18).

Regarding claim 12, the stack may be formed (or secured to the substrate) by the use of adhesive tape (Jiang, column 3 line 62), thus a tape reel.

Regarding claim 13, the adhesive of Pai may be a film adhesive, thus the stack is placed upon a film frame (column 4 lines 2).

Regarding claim 16, Pai teaches when using adhesive in a multi-stack, the second adhesive should have a lower curing temperature (exothermic temperature) than that of the first adhesive (column 3 lines 29-37).

Regarding claim 17, the stack is a single stack (Jiang, figure 6).

Art Unit: 2813

Regarding claim 19, Pai teaches that it is known to use stacked chips in connection with processors (thus forming an electronic system) to minimize the system operational speed restrictions imposed by long printed circuits (column 1 lines 16-19).

It would be obvious to one skilled in the requisite art at the time of the invention to modify Jiang by pre-testing the stack prior to package mounting to reduce rework or discard of packages (column 4 lines 10-15) and to use at least three chips in a stack as taught by Pai to help minimize the system operational speed restrictions imposed by long printed circuits (column 1 lines 16-18).

6. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Jiang (US 6,343,019) in view of Blackshear (US006774475B2) and Moden (US 5719440) or Hakey (US006627477B1).

Jiang and Blackshear teach all of the positive steps of claim 14 as recited above except for using a gel. Jiang teaches an adhesive or adhesive tape. Moden teaches bonding "to an upper surface of a master board with an adhesive, which may comprise a liquid or gel adhesive, or an adhesive tape, all as known in the art." (column 4 lines 46-49) Thus the three have art recognized equivalence. Hakey uses a polyimide with a solvent (a gel) to bond chips (column 3 lines 22-35).

Application/Control Number: 10/771,085

Art Unit: 2813

It would be obvious to one skilled in the requisite art at the time of the invention to modify Jiang and Blackshear by using a gel as taught by Hakey and by Modem to be known in the art, and to be an art recognized equivalence.

Allowable Subject Matter

7. Claims 2-7 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claim 2 contains the limitation of stacking semiconductor die where a first die is picked and held by the apparatus, an adhesive is applied to a surface and while being held by the apparatus, and a second die is placed on the adhesive layer to form the die stack. This limitation, in combination with the other limitations of claim 2 is not taught or suggested by the prior art of record. Pai (US006503776B2 and US006387728B1) forms the stack by first bonding a die to a substrate and then bonding a die to the first die. Thus, the first die is not held by a pick-apparatus when the second die is bonded (stacked). Rajagopalan (US006586825B1) also stacks the die in place on the substrate.

Claims 3-7 are dependent upon objected claim 2.

Response to Arguments

8. Applicant's arguments filed 12/13/04 have been fully considered but they are not persuasive.

Application/Control Number: 10/771,085

Art Unit: 2813

Regarding the argument that Blackshear does not teach testing of a stack of at least two semiconductor die prior to mounting on a substrate, Blackshear does teach this. Blackshear teaches pre-testing of a chip package prior to mounting on a substrate and teaches that a chip package may comprise more than one chip (die), therefore teaching testing of a stack of at least two semiconductor die prior to mounting on a substrate.

Page 8

Regarding the argument toward the 103 rejection, this was based upon the argument toward Blackshear addressed above.

Regarding the argument toward the claim objection to "shingle stack" (claim 17), this was found persuasive. In response, claim 17 is now rejected as unpatentable over Blackshear in view of Huang. This is a second non-final rejection.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to David S. Blum whose telephone number is (571)-272-1687) and e-mail address is David.blum@USPTO.gov.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead Jr., can be reached at (571)-272-1702. Our facsimile number all patent correspondence to be entered into an application is (703) 872-9306. The facsimile number for customer service is (703)-872-9317.

Application/Control Number: 10/771,085 Page 9

Art Unit: 2813

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

David S. Blum

March 14, 2005